

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/658,611	09/09/2003	Qi Xiang	039153-0685	2532
23392 7	590 02/25/2005		EXAMINER	
FOLEY & LARDNER			ISAAC, STANETTA D	
2029 CENTURY PARK EAST SUITE 3500 LOS ANGELES, CA 90067			ART UNIT	PAPER NUMBER
			2812	··········

DATE MAILED: 02/25/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

				H'F			
		Application No.	Applicant(s)			
Office Action Summary		10/658,611	XIANG, QI				
		Examiner	Art Unit				
	<u> </u>	Stanetta D. Isaac	2812				
Period fo	The MAILING DATE of this communication a or Reply	ppears on the cover s	sheet with the corresponden	ce address			
THE - Exte after - If the - If NO - Failt Any	MAILING DATE OF THIS COMMUNICATION MAILING DATE OF THIS COMMUNICATION insions of time may be available under the provisions of 37 CFR of SIX (6) MONTHS from the mailing date of this communication be period for reply specified above is less than thirty (30) days, a reduced for reply is specified above, the maximum statutory period to reply within the set or extended period for reply will, by staturely received by the Office later than three months after the mained patent term adjustment. See 37 CFR 1.704(b).	N. 1.136(a). In no event, however, cause the application to the cause the ca	er, may a reply be timely filed num of thirty (30) days will be considere X (6) MONTHS from the mailing date of secome ABANDONED (35 U.S.C. § 13	of this communication. 33).			
Status							
1)⊠	Responsive to communication(s) filed on 09	September 2003.					
•	<u> </u>	his action is non-final					
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Disposit	tion of Claims						
5)□ 6)⊠ 7)□	Claim(s) <u>1-20</u> is/are pending in the application 4a) Of the above claim(s) is/are withded Claim(s) is/are allowed. Claim(s) <u>1-20</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and	rawn from considera					
Applicat	tion Papers						
10)⊠	The specification is objected to by the Exami The drawing(s) filed on <u>09 September 2003</u> i Applicant may not request that any objection to th Replacement drawing sheet(s) including the corre The oath or declaration is objected to by the	is/are: a) accepted the drawing(s) be held in ection is required if the	n abeyance. See 37 CFR 1.85 drawing(s) is objected to. See	5(a). 37 CFR 1.121(d).			
Priority	under 35 U.S.C. § 119						
a)	Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority docume 2. Certified copies of the priority docume 3. Copies of the certified copies of the priority docume application from the International Bure See the attached detailed Office action for a life.	ents have been receivents have been receivents have been receivents have been receivents have all (PCT Rule 17.2)	ved. ved in Application Nove ve been received in this Nat a)).				
			PRIMARY PAT	ENT EXAMINER			
Attachmer	• •		TC 2800,	AU 2012			
1) \(\sum \) Notice 2) \(\sum \) Notice	ce of References Cited (PTO-892) ce of Draftsperson's Patent Drawing Review (PTO-948)		nterview Summary (PTO-413) aper No(s)/Mail Date				
3) 🛛 Infor	rmation Disclosure Statement(s) (PTO-1449 or PTO/SB/0 er No(s)/Mail Date <u>1/20/04</u> .	₀₈₎ 5) 🔲 N	lotice of Informal Patent Application	ın (PTO-152)			

Art Unit: 2812

DETAILED ACTION

This Office Action is in response to the application filed on 9/09/03. Currently, claims 1-20 are pending.

Information Disclosure Statement

The information disclosure statement (IDS) was submitted on 1/20/04. The submission is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Drawings

The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, the point defects must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an

Art Unit: 2812

application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Figure 4 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they do not include the following reference sign(s) mentioned in the description: "61" representing the "photoresist mask", stated on page 9, line 16. Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or "New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Art Unit: 2812

Specification

The specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

Claim Objections

Claim 5 is objected to under 37 CFR 1.75 as being a substantial duplicate of claim 4. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nakaoka et al., US Patent 6,337,500 in view of Baba US Patent 6,852,604.

Nakaoka discloses the semiconductor method substantially as claimed. See figures 1-14, and corresponding text, where Nakaoka shows, pertaining to claim 1, a method for forming a

Art Unit: 2812

semiconductor device, comprising: providing a substrate 301 having formed therein a layer of silicon 303; implanting a species to create point defects 315 (lattice defect) in the silicon layer at a source region of an NMOS device to extend the duration of a transient region of n-type dopant diffusivity in the silicon of the source region (figure 4b; col. 4, lines 35-60, which also shows types of ions used to form point defects; col. 11, lines 10-15); implanting n-type dopant into the silicon layer to form source 309 and drain 310 regions of the NMOS device (figure 4d; col. 11, lines 35-43); and annealing to activate the n-type dopant in the source and drain regions of the NMOS device, wherein said point defects retard n-type dopant diffusion during said activation (figure 4d; col. 11, lines 35-43, Note: Since Nakaoka shows the formation of point defects prior to the formation of the source and drain regions the retard of the n-type dopants would be performed). In addition, Nakaoka shows, pertaining to claim 2, the method, wherein creating said point defects is performed prior to implanting shallow source and drain extensions of the NMOS device (figure 7e; col. 13, lines 45-57). Also, Nakaoka shows, pertaining to claim 3, the method, wherein creating said point defects is performed subsequent to implanting shallow source and drain extensions of the NMOS device and prior to forming a spacer around a gate of the NMOS device (col. 14, lines 55-67). Nakaoka shows, pertaining to claim 4, the method, wherein creating said point defects is performed subsequent to forming a spacer around a gate of the NMOS device and prior to implanting deep source and drain regions of the NMOS device (col. 14, lines 55-67). In addition, Nakaoka shows, pertaining to claim 5, the method, wherein creating said point defects is performed subsequent to forming a spacer around a gate of the NMOS device and prior to implanting deep source and drain regions of the NMOS device (col. 14, lines 55-67). Also, Nakaoka shows, pertaining to claim 6, the method, wherein creating said

Art Unit: 2812

point defects is performed subsequent to implanting deep source and drain regions of the NMOS device (col. 14, lines 55-67). Nakaoka shows, pertaining to claim 7, the method wherein creating said point defects is performed prior to implanting said n-type dopant (col. 14, lines 55-67). In addition, Nakaoka shows, pertaining to claim 8, the method, wherein creating said point defects is performed after implanting said n-type dopant (col. 13, lines 45-56). Also, Nakaoka shows, pertaining to claim 9, the method, wherein creating said point defects comprises selectively masking the substrate to protect an active region of a PMOS device on the substrate and to protect a drain region of the NMOS device (col. 9, lines 14-19; col. 10, lines 1-6, Note: based on the teachings of Nakaoka masking techniques are included in the formation of the point defect regions). Nakaoka shows, pertaining to claim 10, the method, wherein said species is also implanted into the silicon layer in a drain region of the NMOS device to extend the duration of transient region of n-type dopant diffusivity in the silicon of the drain region (figure 7e; col. 13, lines 46-57). In addition, Nakaoka shows, pertaining to claim 11, the method, wherein creating said point defects comprises selectively masking the substrate to protect an active region of PMOS device on the substrate (col. 9, lines 14-19; col. 10, lines 1-6, Note: based on the teachings of Nakaoka masking techniques are included in the formation of the point defect regions). Also, Nakaoka shows, pertaining to claim 12, the method wherein the species implanted to create point defects is germanium (col. 14, lines 29-39). Nakaoka shows, pertaining to claim 13, the method wherein the species implanted to create defects in silicon (col. 14, lines 29-39). In addition, Nakaoka shows, pertaining to claim 14, the method, wherein the species implanted to create point defects is an inert element (col. 14, lines 29-39). Also, Nakaoka shows, pertaining to claim 15, the method wherein the silicon layer is formed on a silicon substrate

Art Unit: 2812

(figure 7a; col. 13, lines 1-10). Nakaoka shows, pertaining to claim 16, the method wherein the silicon layer is formed on a dielectric layer (figure 7a; col. 12, lines 65-67). In addition, Nakaoka shows, pertaining to claim 19, the method, wherein the NMOS device includes the silicon layer in a channel region 314 (figure 7c; col. 13, lines 15-18). Finally, Nakaoka shows, pertaining to claim 20, the method of forming an NMOS device, comprising: forming a structure comprising n-type source and drain regions implanted in a silicon layer of a substrate, wherein the silicon of at least the source region contains point defects created by implantation of a species other than an n-type dopant (col. 13, lines 19-56); and annealing to activate the source and drain regions, wherein said point defects retard n-type dopant diffusion during said activation (col. 13, lines 19-56; col. 14, lines 40-67).

However, Nakaoka fails to show, pertaining to claims 1-20, providing a substrate comprising a layer of silicon germanium having formed thereon a layer of strained silicon. In addition, Nakaoka fails to show, pertaining to claim 17, the method, wherein said annealing is performed for a time that is less than the duration of the transient region of n-type dopant diffusivity in the silicon germanium of the source region having said point defects created therein. Finally, Nakaoka fails to show, pertaining to claim 18, the method, wherein said annealing comprises performing multiple anneals, each said multiple anneals being performed for a time that is less than the duration of the transient region of n-type dopant diffusivity in the silicon germanium of the source region having said point defects created therein.

Baba teaches, in figures 1(a)-3(e), and corresponding text, a similar method for forming a semiconductor device, pertaining to claims 1-20, where the a silicon germanium layer is formed

Art Unit: 2812

on a silicon substrate and a strained silicon layer is formed over the silicon germanium layer. In addition, Baba teaches the advantages of using a hetero structure device (col. 5, lines 45-62).

It would have been obvious to one of ordinary skill in the art to, substitute, providing a substrate comprising a layer of silicon germanium and having formed thereon a layer of strained silicon, in the method of Nakaoka, pertaining to claims 1-20, according to the teachings of Baba, with the motivation that, creating a hetero structure device using the silicon germanium substrate and forming a strained silicon layer thereon, as taught by Baba, having a lattice constant that is different from silicon achieves an increase in the speed of a MOSFET device, resulting in a more efficient semiconductor device.

It would have been obvious to one of ordinary skill in the art to incorporate, the method, wherein said annealing is performed for a time that is less than the duration of the transient region of n-type dopant diffusivity in the silicon germanium of the source region having said point defects created therein; the method, wherein said annealing comprises performing multiple anneals, each said multiple anneals being performed for a time that is less than the duration of the transient region of n-type dopant diffusivity in the silicon germanium of the source region having said point defects created therein, in the method of Nakaoka, pertaining to claims 17 and 18, according to both the teachings of Nakaoka and Baba, with the motivation that, the point defects (lattice defects) taught by Nakaoka and Baba, includes the same elements used to form the point defects, and are implanted prior to the activation of the dopants, resulting in an overall lower dopant diffusivity during activation. Therefore, the annealing or multiple annealing being performed would prove to be less, since there would be less duration time needed to perform the diffusion of the dopant materials.

Art Unit: 2812

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The examiner can normally be reached on Monday-Friday 9:30am -6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Lebentritt can be reached on 571-272-1873. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Stanetta Isaac Patent Examiner February 16, 2005

LYNNE A. GURLEY
RIMARY PATENT EXAMINER
TO 2000, AU 2812